Abstract-We address the problem of rectifying an erroneous combinational circuit. Based on the symbolic binary decision diagram techniques, we consider the rectification process as a sequence of partial corrections. Each partial correction reduces the size of the input vector set that produces error responses. Compared with the existing approaches, this approach is more general, and thus, suitable for circuits with multiple errors and for the engineering change problem. Also, we derive the necessary and sufficient condition of general single-gate correction to improve the quality of rectification. To handle larger circuits, we develop a hybrid approach that makes use of the information of structural correspondence between specification and implementation. Experiments are performed on a suite of industrial examples as well as the entire set of ISCAS'85 benchmark circuits to demonstrate its effectiveness.
I. INTRODUCTION
In modern very large scale integration design process, the need for logic rectification arises in two scenarios: 1) enabling efficient design revision to fix design errors and 2) fixing implementation errors. A design error refers to an error in the specification. These errors are discovered during the design validation process which is usually conducted by functional simulation. Once a design error is found, the specification (in hardware description language) is manually changed to fix the mismatch between the specification and the desired behavior. In practice, the design error may be found in the late design cycle when the logic synthesis/optimization or even physical design has been performed. In order to reuse the engineering effort spent on the old implementation, logic rectification is performed to realize the new specification by modifying the old implementation. This problem is often referred to as engineering change [35] . Through engineering change, the design revision can be done in a more efficient way. On the other hand, logic rectification is also needed for fixing implementation errors. An implementation error refers to the error introduced during the design synthesis and optimization process. Automatic error diagnosis and correction can save a lot of debugging time.
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Publisher Item Identifier S 0278-0070(99)06632- 4. amount of logic in the old implementation that can be reused in the final new implementation. Existing logic rectification approaches can be classified into several categories: 1) error-matching based approaches [2] , [7] , [8] , 2) resynthesis based approaches [21] - [23] , [35] , and 3) structural approaches [3] , [12] . Error-matching based approaches use an errormodel consisting of most commonly occurred types of errors. After error-diagnosis, the implementation is rectified by matching the error with an error type in the model. This method is relatively restricted and may fail for some cases. Also, it is hard to be generalized for a circuit with multiple errors. On the other hand, resynthesis based approach is more general. These approaches rely on the symbolic error-diagnosis techniques to find an internal signal in the implementation that satisfy the single-fix condition, i.e., the condition of fixing entire implementation by changing the function of an internal signal. Once such a signal is found, a new function is realized to replace the old function of this signal to fix the error. In [21] , a primary output partitioning algorithm was proposed to further enhance the capability of this approach. This enhancement makes it more suitable for solving engineering change problem. Theoretically this process will always succeed. But in the worst case, it may completely resynthesize every primary output function. In practice, one major drawback of this approach is that it cannot handle larger designs because of the use of global ordered binary decision diagram (OBDD) [4] .
In [3] , a structural approach was proposed for engineering change. This approach applies automatic test pattern generation-based verification techniques to narrow down the potential error region in the implementation. Then a heuristic called back-substitution is employed with the hopes of fixing the error incrementally. This approach requires that a certain degree of structural correspondence between the specification and the implementation be provided. Although it may not achieve as high quality as resynthesis based approaches, it is more suitable for large circuits.
In this paper, we present a hybrid approach to logic rectification. There are four major features in our approach. 1) Local BDD-based verification techniques [12] , [16] , [24] are applied to trim down the potential error region, so that the following error diagnosis and correction process can focus on a smaller region. 2) Using symbolic analysis, we derive the necessary and sufficient condition of partial correction, which is an operation to reduce the size of the input vector set differentiating the specification and implementation. Based on this condition, we then regard the rectification process as a sequence of partial corrections. During this incremental process, the implementation is gradually transformed to a circuit equivalent to the specification. 3) We derive the necessary and sufficient condition of general single-gate correction. This condition is particularly useful when there is gate-type error(s) in the implementation. 4) We integrate the resynthesis based approach with the structural approach to deal with larger circuits under the assumption that certain information of structural correspondence is available.
Experimental results for industrial examples as well as the IS-CAS'85 benchmark circuits are presented to show the effectiveness of our approach. For OBDD-manageable circuits, our symbolic approach delivers better quality than the previous approach. For large circuits, our approach is also applicable by using some structural information.
The rest of this paper is organized as follows. Section II gives the preliminary. Section III describes our incremental algorithm that enhances the resynthesis based techniques. The necessary and sufficient conditions for partial correction and single-gate correction will be derived. Section IV discusses the hybrid approach for dealing with large circuits. Section V presents the experimental results. Section VI concludes this paper.
II. PRELIMINARY

A. Definitions
In this section, we begin with some definitions of terminology. Next, we interpret the single-signal correctable condition proved in [23] from another point of view. Finally, we review two most related previous work for logic rectification.
In this paper, the primary inputs for both circuits are denoted as fx 1 ; x 2 ; 1 11; x n g. The primary outputs of specification and implementation are denoted as fS1; S2; 111 ; Smg and fI1; I2; 1 11; Img, respectively. We assume that there is a one-to-one correspondence between the primary outputs of the specification and the implementation. Definition 1: (a 1 ; a 2 ) is called a signal pair if a 1 is in the specification and a 2 is in the implementation.
Definition 2: A joint network is a network obtained by connecting the primary inputs of the specification and the implementation together as shown in Fig. 1 . For the rest of this paper, we denote the specification as C1 and the implementation as C2.
Definition 3: An erroneous vector is an input vector that can differentiate any primary output pair (S i ; I i ), where 0 i m.
Definition 4:
The difference set for ith primary output pair, denoted as DIFF is the set of input vectors that can differentiate the ith primary output pair (Si; Ii), where 0 i m.
Definition 5:
The sensitization set for an internal signal f with respect to a primary output I i in the implementation, denoted as
, is the set of input vectors that can propagate a discrepancy signal from f to I i . Boolean difference dI i =df is the characteristic function for the sensitization set SEN i (f ). Intuitively, SEN i (f ) represents those input vectors for which signal f directly controls the ith primary output response. 
B. Single-Signal Correctable
For simplicity, we first assume both C 1 and C 2 are single-output functions to explain the necessary and sufficient condition of singlesignal correctable. Later on, we will generalize it for circuits with multiple outputs. As shown in Fig. 2(a) , if there exists an internal signal f in C 2 such that the sensitization set, SEN 1 (f ), covers the entire difference set, DIFF1, then C2 can be fixed by changing the function of f . On the other hand, the sensitization set of the signal g does not cover DIFF 1 as shown in Fig. 2(b) , then g is not a single-fix signal.
The new function for the signal f in order to fix the entire C2 should satisfy two conditions: 1) it should disagree with the original function of f for the input vectors in the difference set, DIFF1, so that the wrong response of every erroneous vector can be corrected and 2) it should agree with the old function of f for the input vectors in the sensitization set but not in the difference set, (SEN 1 -DIFF 1 ), so that no new erroneous vector will be created. Let the on-set (off-set) of the original function of f be f ON (f OFF ). Then, we can represent the on-set and off-set of the incompletely specified new function for f as follows:
For circuits with multiple outputs, each primary output would impose a constraint on the on-set and off-set. These constraints should be combined together to derive the final on-set and off-set for the new function.
Proposition 1- [7] , [21] , [23] : Let i be the index of a primary output (0 i m), and " be an internal signal of the implementation. The set of input vectors " new-ON and " new-OFF are defined as follows:
If the intersection of " new-ON and " new-OFF is empty, then " is a single-fix signal.
C. Previous Work
In [3] , an algorithm based on structural information and verification techniques was proposed for the purpose of engineering change. This approach relies on normal substitution and back-substitution to incrementally rectify the incorrect implementation. The normal substitution is an operation that replaces a signal in the specification with an equivalent signal in the implementation. For example, as shown in Fig. 3 (a), a1 is replaced by a2 because they are functionally equivalent. We called a 2 as a equivalence point. Normal substitution is an operation preserving the output functions of the specification. Also, normal substitution can be viewed as a recycling operation-which utilizes the existing logic in the implementation to realize the internal function of the specification. On the other hand, back-substitution is an operation that replaces a signal in the implementation with a signal in the specification. This is a heuristic with an attempt to reduce the difference between the specification and the implementation. To be effective, the back-substitution should be guided by some structural correspondence between the specification and the implementation. Back-substitution is performed with the hope that more equivalent signal pairs would be created. The logic rectification process iterates until the functions of every primary output pair of the specification and the implementation become the same. Each iteration may consist of a sequence of normal substitutions followed by one back-substitution.
In [21] , another approach based on the single-signal correctable condition has been proposed for engineering change. This approach has three major steps: 1) symbolic error-diagnosis to find a single-fix signal, 2) resynthesis of the new fix function, and 3) indirect signal substitution using redundancy-addition-and-removal techniques [5] to improve the recycling rate. In order to make it more general, a heuristic was also proposed to partition the primary outputs into groups. Then one single-fix signal is identified and resynthesized to rectify each primary output group.
III. INCREMENTAL LOGIC RECTIFICATION
In this section we first discuss the procedure of narrowing down the error region by verification techniques. Then, we describe the structural approach for incremental logic rectification. After that, we introduce the symbolic approach based on the concept of partial correction. Also, we formulate the single gate correction condition to improve the quality. Finally, we propose a hybrid approach that combines the above structural approach and symbolic approach.
A. Error Region Pruning
Recently, exploring internal structural similarity has been proven to be effective for verifying the equivalence of two circuits [2] . Instead of directly checking the equivalence of each primary output pair, these approaches first identify and merge internal equivalent signal pairs in the joint network from the primary inputs toward the primary outputs. In this way, the verification is done in stages, and the complexity is dramatically reduced. This technique can be applied to narrow down the error region before logic rectification. Consider a simple case where the incorrectness of the implementation is due to two errors as illustrated in Fig. 4 . In our experience, even though the implementation is intensively optimized, some degree of structural similarity still exists for most designs. Due to the error effects, we will not be able to find equivalent signal pairs at the transitive fanout cones. However, many equivalent signal pairs outside the transitive fanout cones of the error signals could still be found. Through random simulation, the candidate equivalent pairs can be derived. Then the functional equivalence checking technique [12] is applied to check the equivalence of each candidate pair. Once this is complete, we traverse the joint network from the primary outputs toward the primary inputs to find a closest cutset consisting of only previously identified equivalence points or primary inputs. This cutset is called pseudo_PI set, denoted as . In the subsequent symbolic rectification process, only the region to the right of is considered as the potential error region (as illustrated in Fig. 4) . In some sense, this error-region pruning technique can also be regarded as an automatic recycling process of the subcircuit in the implementation that is not affected by the errors. Fig. 5 shows an example of the joint network before and after applying this technique. After error region pruning, only signal c 2 and I 1 are considered as potential error signals.
B. Symbolic Partial Correction
For circuits with multiple errors, the algorithm based on singlesignal correctable condition may not be applicable. To overcome this limitation, we first define correctable set and then formulate a partial correction condition in the following.
Definition 7-The Correctable Set: for an internal signal f with respect to a primary output Ii in the implementation, denoted as R i (f ), is the intersection of its corresponding sensitization set SEN i (f ), and difference set DIFF i . Intuitively, the correctable set Ri(f) represents the maximal set of erroneous vectors with respect to the ith primary output that can be corrected by changing the function of signal f. Based on this definition, the rectification process can be viewed as a sequence of partial corrections as shown in Fig. 6 . During this process, the difference set with respect to each primary output is monotonically shrinking until it is empty. Each partial correction consists of finding a partial-fix signal and synthesizing the new fix function to replace the old function. Note that partial correction is a weak criterion, and thus, there may be too many choices for selecting the partial-fix signal. In our experience, this implies a large number of partial corrections to rectify the entire implementation. Most of these partial corrections do not deliver high-quality correction. Therefore, we define a strong partial correction and derive its necessary and sufficient condition as follows. respect to the input vectors in the correctable set for every primary output is corrected. Fig. 7 illustrates the construction process of the new function for a strong partial-fix signal f . For each primary output, we partition the input space (in terms of the pseudo_PI set) into three regions: 1) don't care region, 2) fix region, and 3) don't touch region. These three regions are determined by the sensitization set of f with respect to the primary output under consideration Ii, and the difference set for the ith primary output pair.
The don't care region is the input vectors that are not in the sensitization set SEN i (f). Changing the function of f with respect to any input vector in this region does not affect the ith primary output response. Hence, this is also the don't care set for the new function. The second region, namely the fix region, is the region to be fixed by the new function. Fix region is simply the correctable set Ri(f). In order to fix the ith primary output response with respect to any input vector in this region, the new function should be complementary to the original function in this region.
The third region, called don't touch region, is the set of input vectors for which the new function should be exactly the same as the original function. Otherwise, new erroneous vectors will be created. Any input vector in the sensitization set, but not in the difference set is a don't touch vector. The reason is as follows: If an input vector v is in the don't touch region, it means that the responses of ith primary output pair (S i ; I i ) are identical with respect to this vector. This vector also in the sensitization set and thus, changing the function of f with respect to v also changes the response of I i . Therefore, the responses at Si and Ii will become different. For every primary output in the implementation, the constraint of strong partial is a strong partial-fix signal, and the new function is a incompletely specified function whose on-set and off-set are defined by "
new-ON
and " new-OFF , respectively.
C. Single-Gate Correction Criterion
Once a strong partial-fix signal has been found, we realize the new function to replace the original function. In our algorithm, the new function is represented in terms of the pseudo_PI set (derived after the error-region pruning stage). In order to further improve the recycling rate, we propose a formulation to check if the new function can be realized by only changing the function of one logic gate. As shown in Fig. 8 , let " be the strong partial-fix signal, and G be its fanin gate. The immediately fanins of G is denoted as 9. We define subnet as the subnetwork taking pseudo_PI set as the set of primary inputs and 9 as the set of primary outputs as shown in Fig. 8 . Then, the objective is to recycle the subnet to realize the desired function The computation of a Boolean vector set's image can be done symbolically using BDD's. The details of this technique can be found in the literature [6] , [9] , [33] . Based on the above definition, the necessary and sufficient condition of the single gate correction can be stated as follows. 
D. Overall Symbolic Algorithm
Fig . 9 shows the overall procedure of our incremental logic rectification. This algorithm iterates until every primary output pairs of the specification and the implementation is equivalent. Each iteration has two phases: 1) error-region pruning using verification techniques and 2) symbolic partial correction. In the first phase, we first use the local-BDD based verification techniques proposed in [12] to identify and merge every equivalent signal pairs. Then we select a pseudo_PI set consisting of all previously identified equivalence points from the primary outputs toward the primary inputs. Only signals in the transitive fanouts of this pseudo_PI set are considered as potential error signals. In the second phase, we search for the potential error signals one-by-one in a fanin-first order (i.e., every signal is examined after all of its transitive fanin signals) until a strong partial-fix signal is found. In the worst case, a primary output of C2 will be selected as the next fix signal. To check the strong partial correction criterion, the BDD's of the sensitization set for a target signal with respect to each primary output, and the difference set for each primary output pair in terms of the pseudo_PI set are constructed. After a partial-fix signal f is found, we derive its fix function based on Proposition 2. Since the desired new function at a strong partial-fix signal is usually incompletely specified function, it is represented by two BDD's characterizing the on-set and off-set, respectively. These two BDD's are then be converted into a network representing the partial-fix function in terms of the pseudo_PI set (as described below). Finally, we replace the old signal with the output of this newly generated network. If possible, the single gate correction condition is applied for synthesizing the desired function to achieve higher quality.
Suppose the on-set and off-set BDD's are f on-set and f o-set , respectively. The resynthesis of the partial fix signal can be done in four steps [21] .
Step 1) Minimize the on-set BDD using the don't care set (f on-set ) \ (f o-set ). The detailed minimization techniques can be found in [11] and [30] . The resulting BDD represents a completely specified Boolean function, denoted as f new (X).
Step 2) Convert the BDD of f new (X) to a Boolean network. As illustrated in Fig. 10 , this can be done by replacing each BDD-node with a multiplexer controlled by the decision variable associated with that node. Step 3) Perform logic minimization on the resulting network [28] .
Step 4) Replace the signal f with the new minimized network in terms of the pseudo_PI set.
IV. HEURISTICS FOR LARGE CIRCUITS
A. Divide-and-Conquer
The above algorithm may not be applicable to large circuits because it requires the construction of BDD's for the characteristic functions of difference set and sensitization set. Although these BDD's are in terms of the pseudo_PI set, they cannot be constructed in general for some large circuits when the errors occurs somewhere close to the primary inputs. Hence, we incorporate the structural information to further extend its capability. The structural information here refers to the structural corresponding signal pairs between the specification and the implementation. If some structural corresponding pairs are specified by the user or are assumed through identical naming, then the problem becomes easier. We can solve the logic rectification problem in a divide-and-conquer manner. At each iteration of the above algorithm, we further select a closest cutset consisting of only structural corresponding pairs from the pseudo_PI set toward the primary outputs as shown in Fig. 11 . These pairs are then treated as pseudo primary output pairs to perform the subsequent symbolic partial correction.
B. Pure Structural Approach Based on Back-Substitution
In this subsection, we describe a structural approach for large circuits. It relies on back-substitution to rectify the circuits gradually like [3] . Our contribution here is a heuristic to select the signal pairs for back-substitution. In the following, signals a1 and a2 are referred to as key signals if (a 1 ; a 2 ) are structural corresponding pairs (specified by the user or provided through naming information). The overall procedure is shown in Fig. 12 .
It consists of three major stages: structural correspondence extraction, error-diagnosis, and correction. Similar to the symbolic algorithm described in Fig. 10 , multiple iterations of error-diagnosis and correction may be required to completely rectify the circuit. At each iteration, we first identify and merge equivalent pairs in stages. Then a heuristic is applied to predict a potential error source in the implementation. In our algorithm, only key signals in the implementation have the chance of being considered as a potential error source. Once such an error source is selected, signal " 2 is replaced by " 1 , where " 1 is the structural corresponding signal of "2. By a sequence of such back-substitutions, every primary output pair will become equivalent incrementally. In the worse case the back-substitution is performed on every primary output pair.
Next, we describe the details of our heuristic to select a potential error source. In the implementation, our heuristic first searches for a closest cutset from the primary outputs toward the primary inputs such that every signal in this cutset satisfies two conditions: 1) is a key signal and 2) is a equivalence point (i.e., has been identified as equivalent and merged with its corresponding signal previously). Finding such a cutset is helpful to locate the error sources. Fig. 13 shows an example.
The key signal pairs that were regarded as inequivalent during the equivalent signal identification process are indicated in shadow, which includes (a 1 ; a 2 ); (b 1 ; b 2 ); (" 1 ; " 2 ), and a number of key signal pairs in the fanout cone of ("1; "2). Suppose a cutset that envelops the signal pair (" 1 ; " 2 ) and its fanout cone is found by our heuristic. This indicates that signal pairs (a 1 ; a 2 ) and (b 1 ; b 2 ) do not cause their output cones to become erroneous. Hence, their inequivalence could be false negative or at least not observable by the outputs. In other words, the functional mismatches at (a 1 ; a 2 ) and (b1; b2) are not responsible for the incorrect output function of the implementation.
On the other hand, the output cone of signal " 2 is affected because of the functional mismatch at signal pair ("1; "2), which results in the incorrectness of the primary outputs. Therefore, signal " 2 is regarded as a potential error source. To find such an error source, we examine each key signal to the right of the selected cutset for a signal that satisfies the criterion that: every one of its closest fanin key signals is in the cutset. Once a potential error source is located, we perform the back-substitution with an attempt to fix it. Fig. 14 shows an example that " 2 is replaced by " 1 .
V. EXPERIMENTAL RESULTS
We have implemented our algorithm in C language in the SIS environment [29] . Our program provide three options: 1) the pure symbolic approach based on a sequence of partial correction (Section III), 2) the hybrid approach combining the symbolic approach and the divide-and-conquer heuristic Section IV-A), and 3) the pure structural approach relying on back-substitution alone (Section IV-B).
The pure symbolic approach is tested on a suite of 11 industrial examples for the purpose of engineering change. Here, we do not utilize any structural correspondence or naming information. The specification of each example is described in Verilog at the gate level, and the old implementation is an optimized version. The new specification is obtained by modifying the functions of a number of signals of the old Verilog specification file due to the reason of design revision. The results of using our program is shown in Table I .
The second column shows the number of logic gates in the new specification (C 1 ) and the old implementation (C 2 ). The third column shows the statistics of the final new implementation in terms of the number of newly added gates, the number of reused gates, and total number of gates. In our implementation, each partial correction will generate a new subnetwork attached to the old implementation. This subnetwork is mapped into the library cells defined in mcnc.genlib in SIS to calculate the total number of newly added logic gates.
For instance, the number of logic gates in the new specification and the old implementation for the design F6 are 804 and 476, respectively. Our program generates a corrected implementation with 480 gates. Among these logic gates, only eight are newly added, the other 472 are existing gates in the old implementation.
The fourth column shows the number of partial corrections required for each example. The new specification and the old implementation for the first example are proven equivalent, and thus, requires no correction. The number of partial corrections performed for the other examples ranges from one to four. It can be proved by using a diagnosis tool, ErrorTracer [15] , that at least three signals need to be resynthesized in order to completely rectify six implementations (F4, F5, F6, F8, F9, and F10) . This observation provides the evidence that the strong partial-fix signals identified in our algorithm are good candidates for partial correction. The fifth column shows the recycling rate, which is computed by (# reused gates/# total number of gates) in the final new implementation. Compared with the combined results of using the programs discussed in [12] and [21] , the recycling rate has been improved from 77% to 95% on the average. The sixth column shows the logic rectification time in seconds on a Sun Sparc-20 workstation. We also verified the functional equivalence of the final new implementation with the new specification using our formal equivalence checker AQUILA [13] . The verification time is reported in the last column. Table II shows the results of using the hybrid approaches (i.e., symbolic approach with the divide-and-conquer heuristic) to fix the optimized ISCAS'85 benchmark circuits injected with one gate type error. We use the naming information to guide the correction process in this experiment. The implementations are obtained by optimizing the original benchmark circuits using script.rugged in SIS first. Then we use a program to randomly select one internal node and scramble the function of this selected node [17] . Column 2 shows the number of nodes in the erroneous implementation after being decomposed into AND and OR gates using SIS command "tech_decomp -a 5 -o 5."
For six out of the total ten circuits, the entire implementation can be fixed by modifying one single gate if the hybrid approach that performs symbolic correction in a divide-and-conquer way. The reason why our program cannot fix the other four circuits by only changing one gate is because of the heuristics of using pseudo_PI set and treating a selected set of structurally corresponding signal pairs as pseudo primary outputs when we perform the symbolic diagnosis. Table III shows the results of using the pure structural approaches (i.e., the approach based on back-substitution heuristic alone) to correct the SIS-minimized circuits injected with three random gatetype errors. Table IV shows the results of correcting minimized C6288 with 1-10 injected errors. The injected errors include the gate-type errors, the connection-type errors and swapping two connections [17] . In these two experiments, the back-substitution process is guided by the naming information.
Relatively speaking, the pure structural approach is more robust and faster than the symbolic approach with the divide-and-conquer heuristic for large circuits, because the latter involves the computation of the sensitization sets and the difference sets, which could be very time-consuming in the cases where the number of the structural corresponding pairs between the specification and the implementation is small. However, for some other cases where the implementation can be rectified by patching just one or a small number of gates as indicated in Table II , the symbolic approach may produce a better result (i.e., a corrected implementation with a higher recycling rate).
VI. CONCLUSION
An incremental logic rectification algorithm for the purposes of engineering change and error correction is presented. We give a new interpretation of the necessary and sufficient condition for the single-signal correctable condition. Based on this interpretation, we introduce a generalized new concept called partial correction. Using this concept, we consider the logic rectification process as a sequence of partial corrections, each of them reducing the set of the input vectors differentiating the specification and the implementation. To improve the recycling rate and the time complexity, we employ the efficient equivalence checking techniques to narrow down the error region. Also, we derive the necessary and sufficient condition of changing only one single gate to realize a desired new function. In order to handle larger designs, two ideas are presented. 1) We incorporate the structural correspondence between the specification and the implementation into this enhanced symbolic approach. 2) We incorporate a simple heuristic for selecting a potential error source for performing back-substitution. Experimental results for a suite of industrial examples show that on average 95% of logic recycling can be achieved efficiently. In addition, our tool is capable of correcting the entire set of optimized ISCAS'85 benchmark circuits injected with multiple random errors.
